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We report a proof-of-concept demonstration of negative capacitance effect in a nanoscale
ferroelectric-dielectric heterostructure. In a bilayer of ferroelectric Pb(Zr0.2Ti0.8)O3 and dielectric
SrTiO3, the composite capacitance was observed to be larger than the constituent SrTiO3 capacitance,
indicating an effective negative capacitance of the constituent Pb(Zr0.2Ti0.8)O3 layer. Temperature is
shown to be an effective tuning parameter for the ferroelectric negative capacitance and the degree of
capacitance enhancement in the heterostructure. Landau’s mean field theory based calculations show
qualitative agreement with observed effects. This work underpins the possibility that by replacing
gate oxides by ferroelectrics in nanoscale transistors, the sub threshold slope can be lowered below
the classical limit (60 mV/decade). VC 2011 American Institute of Physics. [doi:10.1063/1.3634072]
Complementary metal-oxide-semiconductor (CMOS)
scaling is facing a fundamental barrier stemming from the
Boltzmann statistics which dictate that a minimum voltage
must be applied to effect an-order-of-magnitude increase in
the current.1 This means that CMOS voltage and transistor
power dissipation cannot be downscaled arbitrarily. Therefore,
it has been suggested that without introducing fundamentally
new physics in transistor operation, an end to scaling is inevi-
table.2 In that pursuit, it was proposed3 that the minimum volt-
age requirement could be overcome if the ordinary gate oxide
could be replaced by another stack that provides an effective
negative capacitance (NC). The key to overcoming the Boltz-
mann limit by negative capacitance lies in the fact that, in a
series combination of a negative and a positive capacitor, the
total capacitance becomes larger than its constituent positive
capacitor. Notably, this is just the opposite of what happens in
a classical series combination of two positive capacitors,
where the total capacitance is always reduced. For a MOS-
FET, a negative gate capacitance can make the total capaci-
tance, looking into the gate, larger than the semiconductor
capacitance. To induce the same amount of charge in the chan-
nel, one would require a smaller voltage than what would be
required classically. This, in turn, means that the gate voltage
could be reduced below the classical limit.
Capacitance (C) can be defined as the inverse of the radius
of curvature of energy (U) vs. charge (P) profile of the capacitor
(in other words, C¼ [d2U/dP2]1). For a nonlinear capacitor,
the energy can be expanded as U¼ aP2 þ bP4 þ cP6, where a,
b, and c are material dependent constants. The coefficient a is
negative for a ferroelectric (FE) capacitor.4 Leveraging on this
fact, it can be shown that ferroelectric capacitance is indeed
negative in a certain range of P, around P¼ 0. By putting a
dielectric (DE) capacitor of proper capacitance in series with
the FE capacitor, the FE can be biased in the negative capaci-
tance state3 and in that case, the FE-DE capacitance will be
larger than that of the constituent DE capacitor. Properties of
a ferroelectric material can be strongly modulated by the tem-
perature. Within the phenomenological Landau model, this
dependence is captured by the fact that a¼ a0(T  Tc) is
strongly temperature dependent and a is negative only up to
the Curie temperature, Tc. Based on this physics, the negative
capacitance and degree of capacitance enhancement in FE-DE
heterostructure can be tuned by changing the temperature.
Figure 1(b) shows the simulated capacitance of a FE-DE het-
erostructure as a function of temperature and compares it to
that of the constituent DE. Also shown in Fig. 1(b) is the FE
capacitance in the heterostructure as well as the voltage ampli-
fication factor5 at the FE-DE interface, (1 þ CDE/CFE)1. Ca-
pacitance of the heterostructures is numerically simulated
using Landau Devonshire formalism4 self-consistently with
Poisson’s equation in a 1D FE-DE structure. Pb(Zr0.2Ti0.8)O3
(PZT) and SrTiO3 (STO) are considered as the FE and the
DE, respectively, and the anisotropy constants of the materials
are taken from Ref. 4. To be noted in Fig. 1(b) is that only at a
certain temperature range, the FE capacitance is stabilized in
the NC region and capacitance enhancement occurs in that
temperature range. The details of the models, simulations, and
the physics of this temperature dependence are further elabo-
rated in supplementary material.19 Figure 1(c) compares the
simulated C-V characteristics of a PZT-STO heterostructure
with that of the constituent STO at different temperatures.
FE-DE bilayer capacitors with PZT as the ferroelectric
and STO as the dielectric were fabricated to test this hypothesis.
Details of the synthetic approaches, device fabrication, and
measurements are described in the supplementary materials.19
We first focus on the capacitance of a 28 nm PZT-48 nm
STO bi-layer capacitor. Fig. 2(a) shows the C-V characteris-
tics at 100 kHz of a PZT (28 nm)-STO (48 nm) bilayer
capacitor at different temperatures and compares it to the
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capacitance of a 48 nm STO. As predicted from the simulation,
the capacitance of PZT-STO sample is larger than that of
the STO capacitor at elevated temperatures. The evolution of
C-V curves of the PZT-STO and the STO capacitors with
temperature has similar trends when compared to those
obtained by simulation (Fig. 1(c)). Fig. 2(b) shows the capac-
itance of the PZT-STO bi-layer and the isolated dielectric
STO as a function of temperature. Shown in Fig. 2(c) are the
extracted capacitance of the PZT in the bilayer and the calcu-
lated voltage amplification factor at the PZT-STO interface.
At around 225 C, the bi-layer capacitance exceeds the STO
capacitance. This means that beyond this temperature, the
capacitance of the 76 nm thick bi-layer (STO: 48 nm þ PZT:
28 nm) becomes larger than that of 48 nm STO itself.
Fig. 2(d) shows the enhancement in capacitance is retained
even at 1 MHz, thereby indicating that defect mediated
processes are minimal, if any and, therefore, the enhanced
capacitance cannot be attributed to such effects.
A comparison of the dielectric constant of the bi-layer and
the isolated STO is shown in Fig. S4(b) in supplementary sec-
tion.19 Also shown in Fig. S4(b) is the calculated dielectric con-
stant of STO in that temperature range using Landau model. It
is important to note that although the measured er for the STO
layer is smaller than the highest reported er in unstrained thin
film STO (Ref. 6) as well as the simulated STO er at room tem-
perature, at high temperatures, our measured STO er is as high
as the theoretical limit. Hence, the fact that the bilayer capaci-
tance enhancement is observed at elevated temperatures pre-
cludes the possibility that the capacitance of the bilayer structure
is unduly compared to that of a STO thin film that has lower er
due to undesired “dead layer” at the Au-STO interface that is
otherwise absent in the bilayer structures. Calibration of STO
dielectric constant and issue of a possible dead layer at the inter-
face are further elaborated in the supplementary materials.19
Figs. 3(a) and 3(b) show the permittivity and capaci-
tance, respectively, of three different samples (sample nos
FIG. 1. (Color) (a) Energy landscapes of a DE, a FE and
their series combination. The negative capacitance region
of the FE energy landscape (curve 1) is shown inside the
dotted rectangular box. The FE negative capacitance state
is an unstable one, which is stabilized by putting a DE ca-
pacitor in series with it. The negative curvature of the FE
makes the curvature of the FE-DE bilayer smaller than
that of the dielectric material, which makes the bilayer ca-
pacitance larger than the constituent DE capacitance. Inset
shows schematic of the experimental bilayer stack. (b) Ca-
pacitance of a FE (PZT)-DE (er¼ 200) bi-layer capacitor
(thickness ratio 4:1) as a function of temperature. Also
shown in this figure is the capacitance of the constituent
DE and FE in the heterostructure as well as the voltage
amplification factor at the FE-DE interface. (c) Calculated
C-V characteristics of a STO capacitor and a PZT-STO
bi-layer capacitor (thickness ratio 4:1) at T¼TA, TB, and
TC.
FIG. 2. (Color) (a) Comparison of C-V
characteristics of a PZT (28 nm)-STO
(48 nm) and an STO (48 nm) sample at
different temperatures. (b) Capacitances
of the samples at the symmetry point as
functions of temperature measured at
100 kHz. Symmetry point refers to the
cross point of the C-V curves obtained
during upward and downward voltage
sweeps. (c) Extracted PZT capacitance
in the bilayer and the calculated amplifi-
cation factor at the FE-DE interface. (d)
Capacitances of the samples as func-
tions of frequency at 300 C.
113501-2 Khan et al. Appl. Phys. Lett. 99, 113501 (2011)
Downloaded 02 Jul 2013 to 141.211.173.82. This article is copyrighted as indicated in the abstract. Reuse of AIP content is subject to the terms at: http://apl.aip.org/about/rights_and_permissions
2-4) of PZT-STO bi-layers of different thicknesses, an iso-
lated STO (sample 1) and an isolated PZT sample (sample
5). All the bi-layer samples show an enhancement in overall
permittivity and capacitance as the temperature is increased.
Fig. S5 shows the admittance angle h of the same samples.19
The dissipation factor D (¼ cot h) in all the devices remains
reasonably low confirming that capacitance measurements
are not compromised by leakage.
As far as electrostatic boundary conditions are concerned,
FE-DE bi-layers studied here are analogous to FE-DE super-
lattices, where similar enhancement in dielectric constant has
been observed in BaTiO3/SrTiO3 (Ref. 7) and PbTiO3/SrTiO3
heterostructures.8 Maxwell-Wagner (MW) effect was sug-
gested as a possible origin of the enhanced dielectric constant
in the super lattices.9 This dielectric enhancement was shown
to depend on the number of interfaces in the superlattice and
to die out at reasonably low frequencies.9,10 In view of the
fact that our heterostructures have just one FE-DE interface, it
is unlikely that MW effects can cause dielectric enhancement
at frequencies as high as 1 MHz in our heterostructures. Ana-
lyzing our sample properties using established M-W models,11
we conclude that the enhancement in permittivity in our sam-
ples is unlikely to have come from leakage mediated effects
(see supplementary section for further discussions19). The
contribution of domain dynamics to the overall enhancement
of capacitance9 needs to be studied carefully.
A number of other physical systems can be imagined
that have negative terms in their energy profile and can
behave as negative capacitance. One example is the
exchange correlation between two closely spaced 2D elec-
tron gases (2DEGs). Experimentally, a negative compressi-
bility was measured between two closely spaced 2DEGs in a
modulation doped GaAs/AlGaAs heterostructure at cryo-
genic temperature.12 Enhanced capacitance has recently
been measured in epitaxial LaAlO3/STO heterostructure also
at cryogenic temperature13 and was explained in terms of a
negative capacitance that could arise due to similar exchange
correlation.13,14 The advantage of ferroelectric material
based systems comes from the fact that the negative energy
terms are reasonably large at room temperature, thereby
removing the need for cryogenic operation.
Recently, a demonstration of <60 mV/decade has been
achieved in a FET by putting a polymer ferroelectric on the
gate.15 In addition, multiple theoretical analysis16,17 have
investigated the design space of a negative capacitance FET.
Our demonstration in a simple capacitor structure and in a dif-
ferent material system (crystalline perovskite oxide) underpins
the concept of negative capacitance and also provides new
insights into the effect.
To summarize, we have experimentally demonstrated the
effect of ferroelectric negative capacitance. While integration
of ferroelectrics into the silicon processes is a major technol-
ogy challenge, crystalline SrTiO3 can be used as a perovskite
template for growing crystalline FE on silicon.18 Going
beyond overcoming the “Boltzmann limit” of transistor power
dissipation, the enhancement in capacitance can be useful for
ultra-dense dynamic random access memory (DRAM) appli-
cations. Increased capacitance beyond the classical limit can
also lead to novel super capacitor structures. Finally, low Cu-
rie temperature ferroelectric materials can make it possible to
obtain a robust enhancement at room temperature.
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15A. Rusu, G. A. Salvatore, D. Jiménez, and A. M. Ionescu, in IEDM 2010,
San Francisco, USA, 06-08 December 2010.
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FIG. 3. (Color) Comparison of dielec-
tric constant (a) and capacitance (b), of
several PZT-STO samples with those of
STO and PZT at 100 kHz at different
temperatures. In (b), the capacitance of
the constituent STO in each of the
bilayers is shown by small horizontal
line.
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